

Developer Note

Xserve Computer



August 2002

Apple Computer, Inc.
© 2001, 2002 Apple Computer, Inc.
All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, mechanical, electronic, photocopying, recording, or otherwise, without prior written permission of Apple Computer, Inc., with the following exceptions: Any person is hereby authorized to store documentation on a single computer for personal use only and to print copies of documentation for personal use provided that the documentation contains Apple's copyright notice.

The Apple logo is a trademark of Apple Computer, Inc. Use of the "keyboard" Apple logo (Option-Shift-K) for commercial purposes without the prior written consent of Apple may constitute trademark infringement and unfair competition in violation of federal and state laws.

No licenses, express or implied, are granted with respect to any of the technology described in this book. Apple retains all intellectual property rights associated with the technology described in this book. This book is intended to assist application developers to develop applications only for Apple-labeled or Apple-licensed computers.

Every effort has been made to ensure that the information in this document is accurate. Apple is not responsible for typographical errors.

Apple Computer, Inc.
1 Infinite Loop
Cupertino, CA 95014
408-996-1010

Apple, the Apple logo, AirPort, FireWire, the FireWire logo, Mac, Macintosh, Power Macintosh, and Power Mac are trademarks of Apple Computer, Inc., registered in the United States and other countries.

Apple Pro Speakers, SuperDrive, and Velocity Engine are trademarks of Apple Computer, Inc.

OpenGL is a registered trademark of Silicon Graphics, Inc.

PowerPC is a trademark of International Business Machines Corporation, used under license therefrom.

Simultaneously published in the United States and Canada

Even though Apple has reviewed this manual, APPLE MAKES NO WARRANTY OR REPRESENTATION, EITHER EXPRESS OR IMPLIED, WITH RESPECT TO THIS MANUAL, ITS QUALITY, ACCURACY, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE. AS A RESULT, THIS MANUAL IS SOLD "AS IS," AND YOU, THE PURCHASER, ARE ASSUMING THE ENTIRE RISK AS TO ITS QUALITY AND ACCURACY.

IN NO EVENT WILL APPLE BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES RESULTING FROM ANY DEFECT OR INACCURACY IN THIS MANUAL, even if advised of the possibility of such damages.

THE WARRANTY AND REMEDIES SET FORTH ABOVE ARE EXCLUSIVE AND IN LIEU OF ALL OTHERS, ORAL OR WRITTEN, EXPRESS OR IMPLIED. No Apple dealer, agent, or employee is authorized to make any modification, extension, or addition to this warranty.

Some states do not allow the exclusion or limitation of implied warranties or liability for incidental or consequential damages, so the above limitation or exclusion may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.

Contents

Preface	About This Note	7
----------------	------------------------	---

Chapter 1	Introduction	9
------------------	---------------------	---

Hardware Features	9
Features of the Enclosure	11
System Software	13
Server Software Features	13
Security Features	14
Storage Support	14
Management Support	15
SNMP Implementation	15
Computer Feature Identification	15
Velocity Engine Acceleration	15

Chapter 2	Architecture	17
------------------	---------------------	----

Block Diagram and Buses	17
Processor Module	19
PowerPC G4 Microprocessor	20
Cache Memory	20
Dual Processors	20
U2 Bridge and Memory Controller	21
Processor Bus	21
Main Memory Bus	22
Main PCI Bus	22
AGP/PCI Service	22
Boot ROM	23
Ethernet Controller	23
FireWire Controllers	23

C O N T E N T S

KeyLargo I/O Controller	24
DMA Support	24
Interrupt Support	24
USB Interface	24
Serial Interface	25
Ultra ATA Interface	25
Power Controller	25
System Monitor IC	25
System Activity Lights	26
Device Identification	26
Graphics Cards	26

Chapter 3 Input and Output Devices 27

USB Ports	27
USB Connectors	27
Booting from USB Storage Devices	28
FireWire Ports	29
FireWire Connector	29
Booting from a FireWire Device	31
Ethernet Ports	31
Serial Port	33
Disk Drives	34
CD-ROM Drive	34
Hard Disk Drive Bays	35
VGA Connector	35

Chapter 4 Expansion 37

RAM Expansion	37
DIMM Specifications	37
Mechanical Specifications	38
Electrical Specifications	38
RAM Addressing	38
PCI Expansion Slots	39

C O N T E N T S

Appendix A Supplemental Reference Documents 41

Apple Technotes	41
PowerPC G4 Microprocessor	41
Velocity Engine (AltiVec)	42
Mac OS X	42
I/O Kit	43
ROM-in-RAM Architecture	43
Open Firmware	44
RAM Expansion Modules	45
ATA Devices	45
USB Interface	46
FireWire Interface	46
EIA Rack Standards	47
Serial Interface Standards	47
Digital Visual Interface	47

Appendix B Conventions and Abbreviations 49

Typographical Conventions	49
Abbreviations	49

Figures and Tables

Chapter 2 Architecture 17

Figure 2-1 Simplified block diagram 18

Chapter 3 Input and Output Devices 27

Figure 3-1 USB connector 28

Figure 3-2 FireWire connector 30

Figure 3-3 Serial port connector 33

Figure 3-4 VGA connector 36

Table 3-1 Signals on the USB connector 28

Table 3-2 Signals on the FireWire connector 30

Table 3-3 Signals for 10Base-T and 100Base-T operation 32

Table 3-4 Signals for 1000Base-T operation 32

Table 3-5 Serial port signals 33

Table 3-6 Signals on the VGA connector 36

About This Note

This developer note describes Apple Computer's Xserve computer. The note provides information about the internal design of the computer, its input-output and expansion capabilities, and issues affecting compatibility.

This developer note is intended to help hardware and software developers design products that are compatible with the Macintosh products described here. If you are not already familiar with Macintosh computers or if you would simply like additional technical information, you should refer to Appendix A, "Supplemental Reference Documents."

The information is arranged in four chapters and two appendixes:

- [Chapter 1, "Introduction"](#) (page 9), gives a summary of the features of the Xserve computer, describes the physical appearance of the enclosure, and lists compatibility issues of interest to developers.
- [Chapter 2, "Architecture"](#) (page 17), describes the internal organization of the computer. It includes a functional block diagram and descriptions of the main components on the logic board.
- [Chapter 3, "Input and Output Devices"](#) (page 27), describes the built-in I/O devices and the external I/O ports.
- [Chapter 4, "Expansion"](#) (page 37), describes the expansion slots on the logic board and provides specifications for the expansion modules.
- [Appendix A, "Supplemental Reference Documents"](#) (page 41), provides sources of additional information about the technologies used in the Xserve computer.
- [Appendix B, "Conventions and Abbreviations"](#) (page 49), lists standard units of measure and other abbreviations used in this developer note.

P R E F A C E

About This Note

Introduction

The Xserve computer is the Macintosh server platform using the PowerPC G4 microprocessor. It has a rack-mount enclosure and includes server-oriented features such as ample internal storage, hot-pluggable drives, hardware monitoring, and tool-less access.

Hardware Features

Here is a list of the hardware features of the Xserve computer. Each of the major features is described more fully later in this note, as indicated by the cross references.

- **Microprocessor:** PowerPC G4 microprocessor running at a clock frequency of 1 GHz. For more information, see “PowerPC G4 Microprocessor” (page 20).
- **Dual processor configurations:** The Xserve computer is available in a 1-GHz dual-processor configuration.
- **Memory caches:** The PowerPC G4 microprocessor used in the Xserve computer has an internal 256 KB level 2 cache. The computer also has an external 2 MB level 3 cache. For more information, see “Cache Memory” (page 20).
- **Processor system bus:** 64-bit wide data and 32-bit wide address, 133 MHz clock, supporting MaxBus protocol. For more information, see “Processor Bus” (page 21).

Introduction

- **RAM:** Four DIMM slots for 184-pin DIMMs (dual inline memory modules) using DDR (double data rate) dynamic RAM devices. A minimum of 256 MB of RAM is installed in one of the slots. For more information, see “RAM Expansion” (page 37).
- **ROM:** ROM-in-RAM implementation with 1 MB of boot ROM. For information about the ROM, see “Boot ROM” (page 23). For information about the ROM-in-RAM implementation, see the references listed in “ROM-in-RAM Architecture” (page 43).
- **Graphics card:** The computer uses a PCI graphics card with a VGA connector for the monitor. For more information, see “Graphics Cards” (page 26).
- **Hard disk drive bays:** The computer has four drive bays for internal Ultra DMA/100 hard disk drives. The drive bays have independent buses and support hot-pluggable drives using Apple Drive Modules. For more information, see “Hard Disk Drive Bays” (page 35).
- **CD-ROM drive:** The Xserve computer has a CD-ROM drive. For more information, see “CD-ROM Drive” (page 34).
- **Hard disk:** The computer comes with a 60-GB hard disk drive in one of the four drive bays. The drive has a 7200-rpm mechanism and is hot-pluggable.
- **USB ports:** The computer has two USB ports, described in “USB Ports” (page 27).
- **Ethernet:** The computer has two Ethernet ports for 10Base-T, 100Base-T, or 1000Base-T operation. One port is on the main logic board and one is on a network card in a slot. For more information, see “Ethernet Ports” (page 31).
- **FireWire ports:** The computer has three external FireWire ports. Two are on the back panel and one is on the front. For more information, see “FireWire Ports” (page 29).
- **PCI card expansion slots:** The Xserve computer has two expansion slots for PCI cards. For more information, see “PCI Expansion Slots” (page 39).
- **PCI/AGP card slot:** In addition to the standard PCI slots, the computer also has a half-length PCI/AGP slot for a graphics or networking card. For more information, see “PCI Expansion Slots” (page 39).
- **Fan speed control:** The speeds of the fans are monitored. The system reports if those speeds are not within the acceptable range, indicating that a fan needs service.

Features of the Enclosure

The Xserve computer has a rack optimized enclosure that is 1U (1.75") tall and 29 inches or less deep. The enclosure conforms to the industry standard for 19-inch rack mounting. For information about the standard, see the reference at "[EIA Rack Standards](#)" (page 47).


All the components in the computer are accessible without the use of tools.

As shown in Figure 1-1, the front panel has a power button and light, an enclosure lock and light, a system identifier button and light, one FireWire port, an Ethernet link LED, and a two-by-eight LED matrix under software control.

CHAPTER 1


Introduction

Figure 1-1 Xserve front panel



As shown in Figure 1-2, the back panel also has an A/C power socket, a gigabit Ethernet port, two FireWire ports, a system identifier button and light, two USB ports, the serial console port, and the openings for ports on the PCI cards. PCI cards are secured to the enclosure by thumbscrews.

Figure 1-2 Xserve back panel



System Software

The Xserve computer comes with Mac OS X Server installed. Some configurations also have the Mac OS X operating system.

Server Software Features

Here is a list of the key features of the system software on the Xserve computer. For more information, see the Xserve User's Guide.

- **UPS support:** A UPS vendor can provide a USB connection that connects their device to the computer's UPS architecture and works with the Power Manager. The Server Monitor application can communicate with the UPS.
- **Auto restart after power failure:** Xserve hardware supports auto restart after power failure through software control. In the event of a power outage, an Xserve unit detects the return of power and performs an automatic restart.

Introduction

Management Support

Here are some of the management support features of the system software on the Xserve computer.

SNMP Implementation

The SNMP implementation in Mac OS X Server allows the Xserve computer to be monitored by standard SNMP management consoles.

The SNMP implementation on the Xserve is based on the net-snmp protocols. For more information, see the net-snmp page on the World Wide Web at

<http://www.net-snmp.com/>

Computer Feature Identification

Rather than reading the box flag or the model string and then making assumptions about the computer's features, applications that need to find out the features of the computer should use IORegistry calls to test for the features they require. IORegistry calls are part of the I/O Kit API. For more information, see the references listed at "I/O Kit" (page 43).

Asset management software that reports the kind of computer it is running on can obtain the value of the model property from the device tree root node. To see the model property, enter the following from the Open Firmware user interface:

```
0 > dev /.  
0 > .properties
```

For Xserve, the value of the model property is `RackMac1,1`.

Velocity Engine Acceleration

The Velocity Engine (also known as AltiVec) is the vector processing unit in the PowerPC G4 microprocessor. Some system software has been modified to take advantage of the accelerated processing that the Velocity Engine makes possible. System software has also been modified to support low-level operations using the Velocity Engine.

C H A P T E R 1

Introduction

Architecture


This chapter describes the architecture of the Xserve computer. It includes information about the major components on the logic boards: the microprocessor, the other main ICs, and the buses that connect them to each other and to the I/O interfaces.

Block Diagram and Buses

Figure 2-1 is a simplified block diagram of the Xserve computer. The diagram shows the main ICs and the buses that connect them together.

The architecture of Xserve is based on one or two PowerPC G4 microprocessors and two custom ICs: the U2 memory controller and bus bridge, and the KeyLargo I/O controller.

Figure 2-1 Simplified block diagram



Architecture

Xserve has five separate buses, not counting the processor's dedicated interface to the backside cache.

- Processor bus: 133 MHz, 64-bit bus (known as the Max bus) connecting a processor module with one or two microprocessors to the U2 IC
- Memory bus: 133 MHz double data rate (DDR), 64-bit bus connecting the main memory to the U2 IC
- PCI buses: 66 MHz, 64-bit main PCI bus connecting the PCI card slots through a PCI-to-PCI bridge to the boot ROM, to the ATA-100 disk drive interfaces, and through another PCI-to-PCI bridge to the KeyLargo I/O controller.
- AGP/PCI combination bus: either 4X AGP bus for a graphics card, or a 66 MHz (only) 32-bit PCI bus connected to the U2 IC
- Ultra ATA bus: ATA-capable bus connecting the internal CD drive to the KeyLargo I/O controller IC.

The remainder of this chapter describes the architecture in three sections centered around the processor module, the U2 memory controller and bridge IC, and the KeyLargo I/O controller IC.

Processor Module

The processor module is a separate logic board that contains one or two G4 microprocessors and their external memory caches (if any).

The processor module is connected to the main logic board by way of a 300-pin connector. To achieve the required level of performance, the signal lines that connect the processor module and the main logic board are carefully matched in length, loading, and impedance.

WARNING

DON'T TRY TO USE OLDER PROCESSOR CARDS! This connector differs from those in earlier G4 computers and it is *not pin-compatible*.

PowerPC G4 Microprocessor

The PowerPC G4 microprocessor used in the Xserve computer has many powerful features, including a pipelined system bus, called MaxBus, that is more efficient than the system bus on the PowerPC G3 microprocessors.

The PowerPC G4 used in the Xserve computer has the following features:

- 32-bit PowerPC implementation
- superscalar PowerPC core
- Velocity Engine (AltiVec technology): 128-bit-wide vector execution unit
- high bandwidth MaxBus
- fully symmetric multiprocessing capability
- dual 32 KB instruction and data caches (level one)
- built-in 256 KB backside L2 cache
- support for up to 2 MB backside L3 cache
- on-chip L3 tag storage

To find more information, see the reference at “PowerPC G4 Microprocessor” (page 41).

Cache Memory

In addition to the 256-KB L2 cache built into the PowerPC G4 microprocessor, the processor card also has an external level 3 (L3) backside cache. The L3 cache consists of 2 MB of high-speed SRAM running at a clock speed of 250 MHz (4:1 ratio).

Note: The Xserve computer does not use jumpers to control the clock speeds of the processor and cache.

Dual Processors

The dual-processor configuration of the Xserve computer has a processor card that contains two PowerPC G4 processors, each with its own external L3 cache. The dual-processor configuration allows applications that support multitasking to about double their performance.

U2 Bridge and Memory Controller

The U2 custom IC is at the heart of the Xserve computer. It provides the bridging functionality between the processor, the memory system, the PCI-based I/O system, the AGP graphics slot, and the FireWire and Ethernet interfaces.

Processor Bus

The processor bus is a 133-MHz, 64-bit bus connecting the processor module to the U2 IC. In addition to the increased bus clock speed, the bus uses MaxBus protocols, supported by the U2 IC, for improved performance.

The MaxBus protocol includes enhancements that improve bus efficiency and throughput over the 60x bus. The enhancements include

- out of order completion
- address bus streaming
- intervention

Out of order completion allows the memory controller to optimize the data bus efficiency by transferring whichever data is ready, rather than having to pass data across the bus in the order the transactions were posted on the bus. This means that a fast DRAM read can pass a slow PCI read, potentially enabling the processor to do more before it has to wait on the PCI data.

Address bus streaming allows a single master on the bus to issue multiple address transactions back-to-back. This means that a single master can post addresses at the rate of one every two clocks, as opposed to one every three clocks, as it is in the 60x bus protocol.

Intervention is a cache coherency optimization that improves performance for dual processor systems. If one processor modifies some data, that data first gets stored only in that processor's cache. If the other processor then wants that data, it needs to get the new modified values. In previous systems, the first processor must write

Architecture

the modified data to memory and then the second processor can read the correct values from memory. With intervention, the first processor sends the data directly to the second processor, reducing latency by a factor of ten or more.

Main Memory Bus

The main memory bus is a 133-MHz, 64-bit bus connecting the main memory to the U2 IC.

Main memory is provided by up to four DDR-266 or PC 2100 DIMMs. Supported DIMM sizes are 128, 256, and 512 MB. The memory slots will accept four 512-MB DIMMs for a maximum memory size of 2 GB.

For more information about memory DIMMs, see “RAM Expansion” (page 37).

Main PCI Bus

The main PCI bus connects the U2 IC to the boot ROM, through one PCI-to-PCI bridge the KeyLargo I/O controller, and through a second PCI-to-PCI bridge to the PCI slots. The PCI slots support “universal” PCI cards with 33 or 66 MHz operation. The PCI bus is a 66-MHz, 64-bit bus for the highest possible PCI card performance.

The PCI bus also supports the Apple Drive Module (ADM) interfaces: dual 2-channel ATA/100 controllers.

The U2 IC used in the Xserve computer supports a new PCI feature called Write Combining. This feature allows sequential write transactions involving the Memory Write or Memory Write and Invalidate commands to be combined into a single PCI transaction. The memory write transactions being combined must be to sequential, ascending, and non-overlapping PCI addresses. Placing an eieio or sync command between the write commands will prevent any write combining.

AGP/PCI Service

A combination slot supports either a PCI or an AGP card through a personality slot video card. When used for PCI, it supports 66 MHz 32-bit only operation. When used for AGP, it supports a 4X AGP bus. This slot does not provide any ADC power. For further details, see “PCI Expansion Slots” (page 39).

Boot ROM

The boot ROM consists of 1 MB of on-board flash EPROM. The boot ROM includes the hardware-specific code and tables needed to start up the computer. It uses Open Firmware to initialize the hardware, build the device tree, load an operating system, and provide common hardware access services.

Ethernet Controller

The U2 IC includes an Ethernet media access controller (MAC). As a separate I/O channel on the U2 IC, it can operate at its full capacity without degrading the performance of other peripheral devices. The U2 IC provides DMA support for the Ethernet interface.

The MAC implements the link layer. It is connected to a PHY interface IC that provides 10-BaseT, 100-BaseT, or 1000-BaseT operation over a standard twisted-pair interface. The operating speed of the link is automatically negotiated by the PHY and the bridge or router to which the Ethernet port is connected. For information about the port, see “Ethernet Ports” (page 31).

FireWire Controllers

The U2 IC includes an IEEE 1394 FireWire controller that implements the FireWire link layer. The controller supports a maximum data rate of 400 Mbits per second.

Two physical layer (PHY) ICs connected to the U2 IC implement the electrical signaling protocol for the FireWire ports. One of the FireWire ports is located on the front panel. The other FireWire ports are located on the back panel.

The PHYs are powered as long as the computer is connected to AC power. While the PHYs are operating, they act as repeaters so that the FireWire bus remains connected. For more information, see “FireWire Ports” (page 29).

KeyLargo I/O Controller

The KeyLargo custom IC, the third major component of the Xserve architecture, is connected to the main PCI bus through a dedicated PCI-to-PIC bridge. It provides all the I/O functions except Ethernet and FireWire. The KeyLargo IC provides two USB root hubs, a UATA interface, and support for the LED display.

DMA Support

The KeyLargo IC provides DB-DMA (descriptor-based direct memory access) support for the UATA interface and the LED matrix display. The DB DMA system provides a scatter-gather process based on memory-resident data structures that describe the data transfers. The DMA engine is enhanced to allow bursting of data files for improved performance.

Interrupt Support

The interrupt controller for the Xserve system is an MPIC cell in the KeyLargo IC. In addition to accepting all the KeyLargo internal interrupt sources, the MPIC controller accepts external interrupts from dedicated interrupt pins and serial interrupts from the U2 serial interrupt stream. The signals from the U2 IC are synchronized to the operation of the MPIC circuitry, so there is no additional interrupt latency on the U2 interrupts.

USB Interface

The KeyLargo IC implements two independent USB root hubs, each of which is connected to one of the ports on the back panel of the computer. The use of two independent hubs allows both USB ports to support high data rate devices at the same time with no degradation of their performance. If a user connects a high-speed device to one port and another high-speed device to the other, both devices can operate at their full data rates.

Architecture

The two external USB connectors support USB devices with data transfer rates of 1.5 Mbps or 12 Mbps. For more information, see “USB Ports” (page 27).

The USB ports comply with the Universal Serial Bus Specification 1.1 Final Draft Revision. The USB register set complies with the Open Host Controller Interface (OHCI) specification.

Serial Interface

The KeyLargo IC implements an RS-232-compatible serial port for use with a terminal. See “Serial Port” (page 33). You can use the RI input on the serial port connector to wake the Xserve system from sleep mode.

Ultra ATA Interface

In Xserve, the KeyLargo IC provides an ultra ATA (UATA) interface. The UATA interface supports the CD-ROM drive mounted on the front panel.

For information about the CD-ROM drive, see “CD-ROM Drive” (page 34).

The KeyLargo IC provides DB-DMA (descriptor-based direct memory access) support for the UATA interface.

Power Controller

The power management controller in Xserve is a microcontroller called the PMU99. It supports several modes of power management that provide significantly lower power consumption than previous systems.

System Monitor IC

The Xserve hardware contains an IC that monitors system voltages and the operation of both fans in the Xserve enclosure. Voltages monitored include 5 V main, 12 V main, 3.3 V trickle, 2.5 V sleep, logic Vcore and processor Vcore. The system monitor IC also contains a built-in temperature sensor that measures the hardware’s ambient temperature to a resolution of 1 degree C; a second sensor on the processor card measures local processor temperature. Software can access the system monitor IC through the second U2 IIC bus at port address 0x5A.

System Activity Lights

Two rows of eight lights indicate system activity. In a server with a single processor, the rows of system activity lights operate together; in a dual-processor server, the rows of lights operate independently to show each processor's activity. In that case, CPU 0 is shown by the top row, CPU 1 by the bottom.

Device Identification

Each Xserve boot ROM contains a unique device serial number. However, because the boot ROM is a flash EPROM device, it is possible to overwrite the serial number and lose it irrecoverably. As an alternative, software that needs to identify an individual Xserve computer can access the `local-mac-address` property of its Ethernet node, which is set by Open Firmware at boot time. You can read this property using a tool such as IORegistry Explorer.

Graphics Cards

The Xserve computer comes with a choice of graphics cards in the AGP/PCI slot; see “[AGP/PCI Service](#)” (page 22). The standard configuration has an ATI VGA graphics card with a VGA connector. High-end configurations come with the ATI Radeon 8500 AGP graphics card with an DVI/ADC connector. The video card can run at 33 or 66 MHz.

For more information about the features of the graphics cards and the monitors they support, see “[VGA Connector](#)” (page 35).

The Xserve computer can boot headless (that is, without an attached monitor). While booted headlessly, the system actually creates a virtual display and draws into an off-screen buffer, without attempting to update a physical display. It is important that application design take this condition into account and not assume that graphics activity implies that a user is present.

Input and Output Devices

This chapter describes the Xserve computer's built-in I/O devices and the ports for connecting external I/O devices. Each of the following sections describes an I/O port or device.

USB Ports

The Xserve computer has two external Universal Serial Bus (USB) ports on the back. The USB ports can be used for connecting a keyboard and mouse as well as additional I/O devices such as printers, scanners, and low-speed storage devices.

Each USB port is connected to a separate USB root hub, allowing both USB ports to support 12 Mbps devices at the same time with no degradation of their performance.

For more information about USB on Macintosh computers, please refer to Apple Computer's Mac OS USB DDK API Reference and the other sources listed in "USB Interface" (page 46).

USB Connectors

The USB ports use USB Type A connectors, which have four pins each. Two of the pins are used for power and two for data. Figure 3-1 shows the connector and Table 3-1 shows the signals and pin assignments.

Figure 3-1 USB connector




Table 3-1 Signals on the USB connector

Pin	Signal name	Description
1	VCC	+5 VDC
2	D-	Data -
3	D+	Data +
4	GND	Ground

The Xserve provides power for the USB ports at 5 V and up to 500 mA on each port. The ports share the same power supply; a short circuit on one will disable both ports until the short has been removed.

The USB ports support both low-speed and high-speed data transfers, at 1.5 Mbits per second and 12 Mbits per second, respectively. High-speed operation requires the use of shielded cables.

The Macintosh system software supports all four data transfer types defined in the USB specification.

Booting from USB Storage Devices

As long as security is not engaged, the Xserve can boot from a USB storage device that follows the USB Mass Storage Class specification.

Input and Output Devices

Class drivers are software components that are able to communicate with many USB devices of a particular kind. If the appropriate class driver is present, any number of compliant devices can be plugged in and start working immediately without the need to install additional software. The Mac OS for the Xserve computer includes a class driver that supports devices that meet the USB Mass Storage Class specification.

FireWire Ports

The Xserve computer has three external FireWire ports, two on the rear panel of the enclosure and one on the front. The FireWire ports have 6-pin connectors and support transfer rates of 100, 200, and 400 Mbps. As long as security is not engaged, the Xserve computer can boot through FireWire; see [“Booting from a FireWire Device”](#) (page 31).

The FireWire ports

- provide a total of 15 watts of power when the computer system is on
- support up to 62 devices
- provide bus repeating capability as long as the computer is connected to AC power.

The FireWire hardware and software provided with the Xserve are capable of all asynchronous and isochronous transfers defined by IEEE standard 1394.

Developers of FireWire peripherals are required to provide device drivers. A driver for DV (digital video) is included in QuickTime 4.0 and later.

For more information about FireWire on Macintosh computers, please refer to the Apple FireWire website and the other sources listed in [“FireWire Interface”](#) (page 46).

FireWire Connector

Each FireWire port has a connector with six pins, as shown in [Figure 3-2](#). The connector signals and pin assignments are shown in [Table 3-2](#).

Figure 3-2 FireWire connector




Table 3-2 Signals on the FireWire connector

Pin	Signal name	Description
1	Power	Power (approximately 25 V DC)
2	Ground	Ground return for power and inner cable shield
3	TPB-	Twisted-pair B Minus
4	TPB+	Twisted-pair B Plus
5	TPA-	Twisted-pair A Minus
6	TPA+	Twisted-pair A Plus
Shell	—	Outer cable shield

The power pin provides up to 15 W total power for all three FireWire connectors. The voltage on the power pin can be from 18 to 25 V.

Pin 2 of the FireWire connector is ground return for both power and the inner cable shield. In a FireWire cable with a 4-pin connector on the other end, the wire from pin 2 is connected to the shell of the 4-pin connector.

Input and Output Devices

The signal pairs are crossed in the cable itself so that pins 5 and 6 at one end of the cable connect with pins 3 and 4 at the other end. When transmitting, pins 3 and 4 carry data and pins 5 and 6 carry clock; when receiving, the reverse is true.

Booting from a FireWire Device

Xserve can boot from a FireWire storage device that implements SBP-2 (Serial Bus Protocol) with the RBC (reduced block commands) command set. Detailed information is available from Developer Technical Support: dts@apple.com.

For additional information about the FireWire interface and the Apple APIs for FireWire device control, see the references shown in “FireWire Interface” (page 46).

Ethernet Ports

Standard Xserve configurations have two Ethernet ports: one on the main logic board and one on a network card. Both Ethernet ports support 10Base-T, 100Base-T, and 1000Base-T transfer rates. In operation, the actual speed of each link is auto-negotiated between the computer’s PHY device and the hub, switch, or router to which it the port is connected.

Note: When connecting an Xserve computer directly to another computer without using an Ethernet hub, a crossover cable is not required; circuits in the PHY detect the type of connection and switch the signal configuration as required.

Input and Output Devices

The connectors for the Ethernet ports are RJ-45 connectors on the back of the computer. Table 3-3 shows the signals and pin assignments for 10Base-T and 100Base-T operation. Table 3-4 shows the signals and pin assignments for 1000Base-T operation.

Table 3-3 Signals for 10Base-T and 100Base-T operation

Pin	Signal name	Signal definition
1	TXP	Transmit (positive lead)
2	TXN	Transmit (negative lead)
3	RXP	Receive (positive lead)
4	–	Not used
5	–	Not used
6	RXN	Receive (negative lead)
7	–	Not used
8	–	Not used

Table 3-4 Signals for 1000Base-T operation

Pin	Signal name	Signal definition
1	TRD+(0)	Transmit and receive data 0 (positive lead)
2	TRD–(0)	Transmit and receive data 0 (negative lead)
3	TRD+(1)	Transmit and receive data 1 (positive lead)
4	TRD+(2)	Transmit and receive data 2 (positive lead)
5	TRD–(2)	Transmit and receive data 2 (negative lead)
6	TRD–(1)	Transmit and receive data 1 (negative lead)
7	TRD+(3)	Transmit and receive data 3 (positive lead)
8	TRD–(3)	Transmit and receive data 3 (negative lead)

Input and Output Devices

To interconnect two computers for 1000Base-T operation, you must use 4-pair cable (Category 5 or 6).

The Ethernet interface in the Xserve conforms to the ISO/IEC 802.3 specification, where applicable, and complies with IEEE specifications 802.3i (10Base-T), 802.3u-1995 (100Base-T), and 802.3ab (1000Base-T).

Serial Port

The Xserve has an RS-232-compatible serial port for connecting a terminal, using a standard DB-9 plug. [Figure 3-3](#) (page 33) shows the mechanical arrangement of the pins on the serial port connector; [Table 3-5](#) (page 33) shows the signal assignments.

The serial ports includes a GPi (general-purpose input) signal on pin 7. The GPi signal connects to the data carrier detect input on the SCC (Serial Communications Controller). Alternatively, the GPi line can be connected to the receive/transmit clock (RTxCA) signal on the SCC. That connection supports devices that provide separate transmit and receive data clocks, such as synchronous modems.

Figure 3-3 Serial port connector




Table 3-5 Serial port signals

Pin	Signal name	Signal description
1	RLSD	Received line signal detector
2	RD	Received data
3	TD	Transmitted data

Table 3-5 Serial port signals

Pin	Signal name	Signal description
4	DRT	DTE ready
5	SGND	Signal ground
6	DCR	DCE ready
7	RTS	Request to send
8	CTS	Clear to send
9	RI	Ring indicator (wake up system)

Disk Drives

The Xserve computer has four internal bays for hard disk drives. Depending on the configuration purchased, some bays may be empty. It also contains a single CD-ROM drive.

CD-ROM Drive

The Xserve computer has a tray-loading 24x-speed CD-ROM drive on the front of the enclosure.

The CD-ROM drive is connected by way of an Ultra DMA/66-capable interface on the KeyLargo IC. The interface supports DMA Mode 2 data transfers to and from the CD-ROM drive. The CD-ROM drive is an ATA-33 device and is Device 0 (master).

Hard Disk Drive Bays

The enclosure has four drive bays for fixed-media mass storage devices. When identified by software the bays are numbered from left to right, starting with 0, although users know them as bays 1 through 4.

Each drive bay supports a hot-pluggable ATA/100 disk drive using an Apple Drive Module (ADM): a single unit that combines an ATA/100 hard drive mechanism, a translation board to support hot-plugability, and a drive carrier. A problematic drive can easily be removed and replaced with a new ADM while the system is running.

Figure 1-1 (page 12) shows a drive carrier with its two LEDs. The top one is a multicolor LED indicating drive state as follows:

- Green: Drive in normal use by system
- Yellow: Drive changing state (spinning up or down) or pre-failure warning
- Red: Drive has failed
- No color: No power to drive

The bottom (blue) LED indicates the individual drive's disk activity.

The monitoring software supports only drive modules manufactured by Apple.

The Xserve computer has four ATA/100 (ATA-5) buses. Each bus is connected to a single ADM, which is permanently configured as a master. No jumpers are used and no drive configuration is needed.

VGA Connector

The Xserve computer comes with a video graphics card installed. The card has a VGA connector for the video monitor.

The VGA connector is a three-row DB-15 (also called mini sub D15) connector for use with a VGA, SVGA, or XGA monitor. Figure 3-4 shows the pin configuration and Table 3-6 lists the signals and pin assignments.

C H A P T E R 3

Input and Output Devices

Figure 3-4 VGA connector




Table 3-6 Signals on the VGA connector

Pin	Signal name	Description
1	RED	Red video signal
2	GREEN	Green video signal
3	BLUE	Blue video signal
4	n.c.	No connect
5	GND	Ground
6	RED_RTN	Red video signal return
7	GREEN_RTN	Green video signal return
8	BLUE_RTN	Blue video signal return
9	n.c.	No connect
10	GND	Ground
11	n.c.	No connect
12	SDA	I2C data
13	HSYNC	Horizontal synchronization signal
14	VSYNC	Vertical synchronization signal
15	SCL	I2C clock

Expansion

This chapter describes the expansion features of the Xserve computer: the RAM expansion slots and the PCI expansion slots.

RAM Expansion

The main logic board has four RAM expansion slots for DDR SDRAM DIMMs. At least one of the RAM expansion slots contains a factory installed DIMM.

The DIMMs can be installed one or more at a time. The system supports linear memory organization; no performance gains are seen when two DIMMs of the same size are installed. Any supported size DIMM can be installed in any DIMM slot, and the combined memory of all of the DIMMs installed is configured as a contiguous array of memory.

The maximum memory size supported by the Xserve computer is 2 GB.

DIMM Specifications

The RAM expansion slots accept 184-pin DDR SDRAM DIMMs that are 2.5 volt, unbuffered, 8-byte, nonparity, and PC2100 compliant (2138 Mbytes/second bus bandwidth).

Expansion

Mechanical Specifications

The mechanical design of the SDRAM DIMM is defined by the JEDEC Standard MO-206. To find this specification on the World Wide Web, refer to “RAM Expansion Modules” (page 45).

The maximum height of DIMMs for use in the Xserve computer is 1.25 inches.

Electrical Specifications

The electrical design of the SDRAM DIMM is defined by the JEDEC specification JESD21-C, MODULES4_20_4, Release 11b. To find this specification on the World Wide Web, refer to “RAM Expansion Modules” (page 45).

The Serial Presence Detect (SPD) EEPROM specified in the JEDEC standard is required and must be set to properly define the DIMM configuration. The EEPROM is powered on 3.3V. Details about the required values for each byte on the SPD EEPROM can be found on pages 68–70 of the JEDEC specification.

Important

For a DIMM to be recognized by the startup software, the Serial Presence Detect feature must be programmed properly to indicate the timing modes supported by the DIMM.

RAM Addressing

Signals A[0–12] on each SDRAM DIMM make up a 13-bit multiplexed address bus that can support several different sizes of SDRAM devices. [Table 4-1](#) shows the address multiplexing modes used with various devices.

Table 4-1 Address multiplexing modes for SDRAM devices

Device size	Configuration	Row size	Column size
128 Mbits	4 M x 8 x 4	12	10
128 Mbits	2 M x 16 x 4	12	9
128 Mbits	1 M x 32 x 4	12	8

Table 4-1 Address multiplexing modes for SDRAM devices

Device size	Configuration	Row size	Column size
256 Mbits	8 M x 8 x 4	13	10
256 Mbits	4 M x 16 x 4	13	9
256 Mbits	2 M x 32 x 4	13	8

PCI Expansion Slots

The Xserve computer has dual expansion slots using the industry-standard peripheral component interconnect (PCI) bus. These slots support full-size PCI cards in either 64-bit/66-MHz or 32-bit/33-MHz configurations.

The PCI-only dual expansion slots accept 33-MHz or 66-MHz PCI cards with either 32-bit or 64-bit address and data buses. The PCI cards use power at +3.3 V. The slots accept standard 6.88-inch and 12.283-inch PCI cards as defined by the PCI Local Bus Specification, Revision 2.1. The cards are required to use the standard ISA fence described in the specification.

The computer also has a combination AGP/PCI slot. The combination slot accepts half-size PCI 2.1 compatible 32-bit/66-MHz cards on a PCI riser card. The AGP/PCI riser card supports a 66MHz-only 32-bit PCI 2.1 compatible card. The AGP/AGP riser card that is included if the AGP configuration is purchased supports a 4X AGP compatible card. These cards must follow the Universal Card Slot design. The AGP/PCI slot does not provide any ADC power.

The computer's case has openings in the back for access to I/O connectors on the PCI cards. The cards are secured in place by thumb screws accessible from the back of the computer.

The expansion slots support all the required PCI signals and certain optional PCI signals. The PCI slots support the optional 64-bit data bus extension signals.

C H A P T E R 4

Expansion

The maximum total power available for all PCI slots and the combination card slot is 50 watts. The card in the combination slot can account for up to 15 watts of that total.

Important

The user should first shut down the computer before removing or installing PCI expansion cards. Make sure the power light on the front is off. The Xserve computer does not support PCI hot-plugging functionality.

Supplemental Reference Documents

For more information about the technologies mentioned in this developer note, you may wish to consult some of the references listed in the following sections.

Apple Technotes

Apple Technotes answer many specific questions about the operation of Macintosh computers and the Mac OS. The technotes are available on the Technote website at

<http://developer.apple.com/technotes/>

PowerPC G4 Microprocessor

Information about the PowerPC G4 microprocessor is available on the World Wide Web at

<http://e-www.motorola.com/webapp/sps/site/taxonomy.jsp?nodeId=01M98653>

Velocity Engine (AltiVec)

Velocity Engine is Apple's name for the AltiVec vector processor in the PowerPC G4 microprocessor. Apple provides support for developers who are starting to use the Velocity Engine in their applications. Documentation, development tools, and sample code are now available on the World Wide Web, at

<http://developer.apple.com/hardware/ve/index.html>

AltiVec Technology Programming Environments Manual (AltiVec PEM) is a reference guide for programmers. It contains a description for each instruction and information to help in understanding how the instruction works. You can obtain a copy of the AltiVec PEM through the Motorola documentation site on the World Wide Web, at

<http://e-www.motorola.com/webapp/sps/site/overview.jsp?nodeId=03M943030450467M0ymK5Nf2>

Mac OS X

For access to Apple's developer documentation for Mac OS X, see the website at

<http://developer.apple.com/techpubs/macosx/macosx.html>

Two introductory books are available: *Mac OS X: An Overview for Developers*, and *Inside Mac OS X: System Overview*. Both are available on the Mac OS X website at

<http://developer.apple.com/macosx/gettingstarted/>

O'Reilly & Associates publishes a series of books about Mac OS X development. The books in this series have been technically reviewed by Apple engineers and are recommended by the Apple Developer Connection. The first Mac OS X titles,

Supplemental Reference Documents

Learning Carbon and *Learning Cocoa*, are available now. In addition to the book series, the O'Reilly Network provides news and articles for Macintosh Developers on the World Wide Web at

<http://www.oreillynet.com/mac>

I/O Kit

The I/O Kit is part of Darwin, the operating system foundation for Mac OS X. The documentation for I/O Kit is available on Apple's Darwin website at

<http://developer.apple.com/techpubs/macosx/Darwin/index.html>

ROM-in-RAM Architecture

The system software in all current Macintosh computers uses a ROM-in-RAM approach, also called the New World architecture. For more information about this architecture, see Technote 1167, *NewWorld Architecture*, available on Apple's technote website at

<http://developer.apple.com/technotes/tn/tn1167.html>

With the ROM-in-RAM approach, memory is not mapped one-to-one as it was for PCI-based Macintosh computers before Mac OS X. On computers running Mac OS 9, this could present a compatibility issue with some software. For more information see Technical Q&A DV 33, *PrepareMemoryForIO for the New World*, available on Apple's Q&A website at

<http://developer.apple.com/qa/dv/dv33.html>

Open Firmware

The software architecture implemented on current Macintosh computers follows the standard defined by the Open Firmware IEEE 1274-1994 specification. Three Technotes provide an introduction to Open Firmware on the Macintosh platform. They are

TN 1061: *Open Firmware, Part I*, available on the Technote web site at

<http://developer.apple.com/technotes/tn/tn1061.html>

TN 1062: *Open Firmware, Part II*, at

<http://developer.apple.com/technotes/tn/tn1062.html>

TN 1044: *Open Firmware, Part III*, at

<http://developer.apple.com/technotes/tn/tn1044.html>

Other Technotes provide additional information about Open Firmware on the Macintosh.

TN 2000: *PCI Expansion ROMs and You*, at

<http://developer.apple.com/technotes/tn/tn2000.html>

TN 2001: *Running Files from a Hard Drive in Open Firmware*, at

<http://developer.apple.com/technotes/tn/tn2001.html>

TN 2004: *Debugging Open Firmware Using Telnet*, at

<http://developer.apple.com/technotes/tn/tn2004.html>

RAM Expansion Modules

The Xserve computer uses PC133 compliant, 184-pin DDR SDRAM DIMMs. The electrical characteristics of the DIMM are given in JEDEC specification JESD21-C, MODULES4_20_4, Release 11b. This specification can be found by using the search string "4_20_4" to search "By Document Number" in the JEDEC website at

<http://www.jedec.org/DOWNLOAD/default.cfm>

The mechanical characteristics of the DIMM package are given in JEDEC Standard MO-206. This specification can be found by using the search string "MO-206" to search "By Document Number" in the JEDEC website at

<http://www.jedec.org/DOWNLOAD/default.cfm>

ATA Devices

ATA Manager 4.0 supports driver software for internal IDE drives and includes DMA support. For the latest information about ATA Manager 4.0, see Technote #1098, *ATA Device Software Guide Additions and Corrections*, available on the world wide web at

<http://developer.apple.com/technotes/tn/tn1098.html>

The web page for Technote #1098 includes a link to a downloadable copy of *ATA Device Software Guide*.

Information about the ATA standards is available at the Technical Committee T13 AT Attachment website, at

<http://www.t13.org/>

USB Interface

For more information about USB on the Macintosh computer, refer to Apple Computer's *Mac OS USB DDK API Reference*. Information is also available at

<http://developer.apple.com/techpubs/hardware/DeviceManagers/usb/usb.html>

USB game controllers are supported by the InputSprocket component of the Apple Games Sprockets software architecture. InputSprocket software and information about the InputSprocket APIs can be found at

<http://developer.apple.com/games/>

For full specifications of the Universal Serial Bus, you should refer to the USB Implementation Forum on the World Wide Web, at:

<http://www.usb.org/developers/home.php3>

FireWire Interface

For additional information about the FireWire IEEE 1394a interface and the Apple APIs for FireWire software, refer to the resources available at

<http://developer.apple.com/hardware/FireWire/index.html>

The IEEE 1394a standard is available from the IEEE; you can order that document electronically from the IEEE Standards Department website at

<http://standards.ieee.org/catalog/>

You may also find useful information at the 1394 trade association's website at

<http://www.1394ta.org/>

EIA Rack Standards

To obtain a copy of the Electronics Industries Association standard for 19-inch racks and cabinets, visit the site “Availability of EIA Standards and Technical Publications” at the following URL.

<http://www.eia.org/technology/availability.phtml>

Serial Interface Standards

The Telecommunications Industry Association (TIA) is the trade organization that publishes the standards for the RS-232 serial interface. To obtain copies of the standards, you can contact the TIA’s web page at

<http://www.tiaonline.org/standards/>

Digital Visual Interface

For information about transition minimized differential signaling (TMDS) used with digital video monitors, see the specification, Digital Visual Interface DVI Revision 1.0, available on the web site of the Digital Display Working Group (DDWG) at

<http://www.ddwg.org/index.html>

A P P E N D I X A

Supplemental Reference Documents

Conventions and Abbreviations

This developer note uses the following typographical conventions and abbreviations.

Typographical Conventions

Note: A note like this contains information that is of interest but is not essential for an understanding of the text.

Important

A note like this contains important information that you should read before proceeding.

Abbreviations

When unusual abbreviations appear in this developer note, the corresponding terms are also spelled out. Standard units of measure and other widely used abbreviations are not spelled out.

A P P E N D I X B

Conventions and Abbreviations

Here are the standard units of measure used in developer notes:

A	amperes	mA	milliamperes
dB	decibels	μA	microamperes
GB	gigabytes	MB	megabytes
Hz	hertz	MHz	megahertz
in.	inches	mm	millimeters
k	1000	ms	milliseconds
K	1024	μs	microseconds
KB	kilobytes	ns	nanoseconds
kg	kilograms	sec.	seconds
kHz	kilohertz	V	volts
kΩ	kilohms	W	watts
lb.	pounds		

Other abbreviations used in developer notes include these:

ADM	Apple drive module
AGP	accelerated graphicsport
ATA	advanced technology attachment
ATAPI	advanced technology attachment, packet interface
CAS	column address strobe
CD-ROM	compact disc read-only memory
CLI	command line interface
DBDMA	descriptor-based direct memory access
DDR	double data rate, a type of SDRAM
DIMM	dual inline memory module
DMA	direct memory access
DRAM	dynamic random-access memory
EDO	extended data out DRAM device type
EIDE	extended IDE
EMI	electromagnetic interference

A P P E N D I X B

Conventions and Abbreviations

FTP	file transfer protocol
G4	Generation 4, the fourth generation of PowerPC microprocessors, incorporating AltiVec technology
GUI	graphic user interface
HID	human interface device, a class of USB devices
I2C	same as IIC
IIS	same as IIS
IC	integrated circuit
IDE	integrated device electronics
IEEE	Institute of Electrical and Electronics Engineers
IEEE 1274	the official specification for Open Firmware
IEEE 1394	the official specification for FireWire
IIC	inter-IC (an internal control bus)
IIS	inter-IC sound bus
I/O	input/output
ISO	International Organization for Standardization
JEDEC	Joint Electronics Devices Engineering Council
KVM	K Virtual Machine
L2	level 2 (refers to level of cache)
L3	level 3 (refers to level of cache)
LAN	local area network
MAC	media access controller
Mac OS	Macintosh Operating System
MIB	management information base
MOSSA	Mac OS Service Administrator
MPI	message passing interface
PCI	Peripheral Component Interconnect
PDC	primary domain controller
PHY	physical layer
PIO	polled input/output
RADIUS	Remote Authentication Dial-In User Service

A P P E N D I X B

Conventions and Abbreviations

RAID	redundant array of inexpensive drives
RAM	random-access memory
RAS	row address strobe
RBC	reduced block commands
RGB	a video signal format with separate red, green, and blue components
RISC	reduced instruction set computing
rms	root mean square
ROM	read-only memory
RS-232	standard serial interface
RS-422	standard serial interface
SBP	Serial Bus Protocol
SPD	Serial Presence Detect
SCSI	Small Computer System Interface
SCC	serial communications controller
SNMP	simple network management protocol
SDRAM	synchronous dynamic random access memory
SRAM	static random access memory
UPS	uninterruptible power supply
USB	Universal Serial Bus
TMDS	transition minimized differential signaling
VRAM	video RAM; used for display buffers

Index

A

abbreviations 50–52
AGP bus 19
AltiVec 15
ATA Device Software Guide 45

B

block diagram 17
block diagrams
 main logic board 18
boot ROM 23
booting from a FireWire device 31
booting from a USB device 28
buses 17
 AGP bus 19
 memory bus 19, 22
 PCI bus 19, 22
 processor bus 19, 21

C

clock speeds 20
computer identification 15
connectors
 Ethernet 32
 FireWire
 6-pin 29
 USB 27
 VGA display connector 36
custom ICs
 KeyLargo I/O controller 24
 PMU99 power controller 25
 U2 bridge and memory controller 21

D

DIMMs. See RAM DIMMs
disk drives 34–35
DMA support 24
dual processors 20

E

EIDE interface 25
Ethernet controller 23
Ethernet port 31
expansion bus. See PCI expansion bus
expansion slots 39

F

features summary 9
FireWire connectors
 6-pin connector 29
FireWire controller 23
FireWire device programming 29
FireWire drivers 29
FireWire ports 29–31
 booting from 31

G, H

G4, See PowerPC G4 microprocessor

INDEX

I

I/O ports

- Ethernet 31
- FireWire 29
- USB 27
- video monitor 35

IDE interface 25

interrupts 24

J

JEDEC specifications for RAM DIMMs 45

K, L

KeyLargo I/O controller IC 24

M, N

Max Bus 21

memory bus 19, 22

microprocessor 20

microprocessor clock speeds 20

model property 15

multiple processors 20

O

Open Firmware

- TechNotes for 44

P, Q

PCI bus 19, 22, 39

PCI expansion slots 39

PCI write combining 22

PMU99 IC 25

power controller IC 25

PowerPC G4 microprocessor 20

presence detect feature of DIMMs 38

processor bus 19, 21

processor module 19

R

RAM DIMMs 37–38

devices in 38

installation of 37

mechanical specifications of 38

presence detect feature 38

RAM addressing 38

specifications of 37, 45

ROM in RAM

boot ROM 23

S, T

serial presence detect (SPD) 38

summary of features 9

system software 13–16

U

U2 bridge and memory controller IC 21

Universal Serial Bus. See USB

USB connectors 27

USB controller IC 25

USB interface 24

USB ports 27–29

booting from 28

data transfer speeds 28

V

Velocity Engine 15

video monitor ports 35–36

VGA 35

W, X, Y, Z

write combining 22

